ABSTRACT: During the LHC shutdown in 2013/14, one of the ATLAS scintillating Tile Calorimeter (TileCal) on-detector modules will be replaced with a compatible hybrid demonstrator system. This is being built to fulfill all requirements for the complete upgrade of the TileCal electronics in 2022 but augmented to stay compatible with the present system. We report on the hybrid systems FPGA based communication module that is responsible for receiving and unpacking commands using a 4.8 Gbps downlink and driving a high bandwidth data uplink. The report includes key points like multi-gigabit transmission, clock distribution, programming and operation of the hardware. We also report on a firmware skeleton implementing all these key points and demonstrate how timing, trigger, control and data transmission can be achieved in the demonstrator.
. Schematic overview of the boards included in the present readout electronics and their position within the drawer.
The ATLAS Tile Calorimeter

21
The Tile Calorimeter (TileCal) is the hadronic calorimeter of ATLAS, designed to measure the 22 energies of jets and hadrons. Analog data from TileCal is also merged into trigger tower data used to be transmitted to the trigger. The detailed data are temporarily stored in pipeline memories while Figure 2 shows a picture of a fully mounted version of the second prototype DaugherBoard.
66
For the DaughterBoard the major aspects to be developed were radiation hardness, high speed 67 data readout and redundancy. The approach chosen for redundancy was to create two completely 68 independent sides in one board, which both can run in parallel and perform the same functions.
69
Radiation hardness was ensured by using components that were either already radiation tested or 70 likely to be radiation tolerant. Furthermore the board was designed for high speed data transmission 71 with up to 10 Gbps using no external circuitry for clock synthesis and cleaning. These require a 72 conscientiously designed power distribution network with adequate filtering.
Power distribution network Each side, and therefore each FPGA, has its own power distribution LVDS crosstalk To ensure the data integrity on the LVDS lines, which will be driven at 640 Mbps, bution was due to current drawn at the supply power plane and not due to crosstalk. In total the 145 overall peak-to-peak noise increased by about 5 mV when all LVDS lines were utilized. 
154
The IO block components were written in a way that allows easy adaption to another IO ( Figure 5 ).
164
The KC705 was used to generate a 5 Gbps data stream which was sent to the DaughterBoard. 
175
Under development Now that communication between the various boards is established, the 176 next step is to refine the firmware in such a way that dedicated commands can be send to the
177
MainBoard and 3-in-1 Front-end-boards using a PC connected to the KC705. IPbus [11] will be 
